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State-Drift in Memristive VMM Accelerators
Tony Liu, Amirali Amirsoleimani, Fabien Alibart, Serge Ecoffey, Dominique Drouin, and Roman Genov
Abstract—An adaptive inference method for crossbar (AIDX)
is presented based on an optimization scheme for adjusting the
duration and amplitude of input voltage pulses. AIDX minimizes
the long-term effects of memristance drift on artificial neural
network accuracy. The sub-threshold behavior of memristor has
been modeled and verified by comparing with fabricated device
data. The proposed method has been evaluated by testing on
different network structures and applications, e.g., image recon-
struction and classification tasks. The results showed an average
of 60% improvement in convolutional neural network (CNN)
performance on CIFAR10 after 10000 inference operations as
well as 78.6% error reduction in image reconstruction.
Index Terms—Memristor, Crossbar, Vector-Matrix Multiplica-
tion, Inference, State-Drift, Neural Network.
I. INTRODUCTION
RRESISTIVE switching memory crossbars have emergedas potentially high-speed and low-power accelerators for
vector-matrix multiplication (VMM) [1], [2]. However, non-
idealities and defects in these platforms dramatically impact
the neural network (NN) performance and accuracy. One of the
significant and not extensively studied non-ideal phenomena
is memristance drift [3] and it occurs in different types of
resistive switching memory technologies in various ways.
For instance, phase change memories (PCM) will experience
increasing resistance due to drift, even when there is no voltage
applied over the cell [4]. On the other hand, for memristors,
state-drift from their programmed state happens as a result of
many repeated VMM operations which leads to the computa-
tional accuracy degradation (Fig. 1). Previous studies [5]–[7]
on memristance drift in memristor technology have mainly
been focused on high-density memory where memristors are
used solely for storage rather than computation. More recent
reports on drift [8] for computational memristor crossbars
include an inline calibration approach [9] which involves
optimizing the calibration time of the memristor crossbar.
By performing polynomial fitting on the computational error
data, a 21.77% calibration efficiency is achieved. A closed-
loop weight compensation based solution is presented in [10]
which minimizes the effects of state-drift by increasing the
computational service lifetime by 14.95× and results in ap-
proximately 70% computational accuracy degradation within
1705 read operations. In this brief, we present an adaptive
inference scheme (AIDX) as a flexible optimization procedure
that automatically adapts to existing crossbar non-idealities
and circuit parasitics and can be applied to any VMM-based
task. According to experimentally verified simulations, AIDX
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cuts accuracy loss due to the device state-drift in modern
convolutional neural networks (CNN) by more than 60% as
well a 78.6% error reduction in image reconstruction.
II. PRELIMINARY
A. Impact of Memristance Drift on Crossbar MAC Operations
Memristance drift is defined as the unintended small
changes in memristor conductance caused by a low-voltage
read/inference operation. Ideally, for the ideal weight distri-
bution (G) the output current j-th column Ij is given by
Ij =
∑
iGijVi (Fig. 1(a)). We can define the memristance
drift caused by the k-th inference operation as δGk and the
conductance of the memristor at the (k + 1)-th iteration as:
Gk+1 = Gk + δGk (1)
The total memristance drift due to the k-th operation is
∆G =
∑k
i δGi. As such, the real output current of the j-
th column at the k-th operation is I ′j =
∑
i(Gij + ∆Gij)Vi.
The current error I− I ′ due to memristance drift can be quite
problematic in larger crossbars because current scales with
crossbar size. However, a differential mapping scheme can
prevent the build-up of memristance drift error in very large
arrays because the error in the positive column will scale at
the same rate as the negative column. Fig. 1(b) illustrates the
concept of small changes in NN weights accumulating into
much larger errors in the output layer. Fig. 1(c) illustrates
3D structure of the network in Fig. 1(b). Fig. 1(d) shows
sample heatmaps of simulated 32 × 32 array of memristors
conductance changes due to memristance drift.The bottom row
represents the bias weights of a NN and they are initially
mapped to a high-conductance state which is why it is the only
row with reduction in overall conductance. Fig. 1(e) examines
the state-drift impact on MNIST classification task for multi
layer perceptron network with various number of hidden layers
and Fig. 1(f) illustrates the difference between above- and sub-
threshold memristor switching.
B. Memristance drift modeling and analysis
Behaviour-based memristor models are typically used in
memristor crossbar simulations due to their simplicity and
light computational load. However, most behaviour-based
models do not consider memristance drift and approximate the
internal state change due to an applied sub-threshold voltage
to be zero. To address this issue, we propose an extension to
the popular VTEAM model [11] that accounts for the minute
changes in internal state due to sub-threshold voltages. For
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Fig. 1. (a) Neural network (NN) forward pass VMM performed on a memristor crossbar. (b) Degradation of neural network weights and output accuracy
over time. (c) 3D memristor crossbar array structure. (d) Percentage change of memristors conductance in a randomly chosen subset of NN weights done
on a simulated memristor crossbar. (e) Impact of simulated state-drift on MNIST classification accuracy with varying number of hidden layer. (f) Sub- and
over-threshold behaviour of device transition oxide filament.
model consistency, we adopt a similar mathematical structure
in the sub- and above-threshold region:
dw(t)
dt
=
ks,off ·
(
v(t)
voff
)αs,off · fs,off (w), if 0 ≤ v < voff
ks,on ·
(
v(t)
von
)αs,on · fs,on(w), if von < v < 0
(2)
Here, voff and von represent the RESET and SET voltage
thresholds respectively. w(t) is the internal state variable
and is related to the resistance R of the memristor as
R(t) = Roffw(t) + Ron(1 − w(t)). ks,off and ks,on are
fitting parameters that represent the rate of ion migration
at any given applied sub-threshold voltage. Similarly, αs,off
and αs,on are parameters that characterize the exponential
relationship between speed of ion migration and the applied
voltage. fs,on(w) and fs,off (w) are window functions that
bounds the state between 0 and 1. The time derivative of the
resistance can be expressed as:
dR(t)
dt
= Roff
dw(t)
dt
−Ron dw(t)
dt
(3)
Ron and Roff are low and high resistance state of device,
respectively. Cycle-to-cycle and device-to-device variations in
sub-threshold drift speed are modelled by adding 15% random
Gaussian noise to k and α parameters. The probability density
function (PDF) of kon is shown in Eqn. (4) where kon is
the ideal, fitted parameter and x represents kon with added
Gaussian noise. The PDF of the other k and α parameters
follow the same structure as Eqn. (4).
fkon(x) =
1√
0.3konpi
e−
(x−kon)2
0.3kon (4)
To validate our proposed model, the VTEAM extension is
applied to TiOx-based memristor device (Fig. 2(a)) data.
The extended VTEAM k and α parameters were fit using
simulated annealing algorithms and gradient descent with
SET and RESET voltage thresholds of −0.6V and 0.6V.
Fig. 2(b-c) illustrates that the extended VTEAM models sub-
threshold memristor behaviour much more accurately than the
original VTEAM. Fig. 2(d) shows a 3D plot of how memristor
switching behavior and conductance changes with internal
state w and applied voltage in sub-threshold region.
(a) (b)
(c) (d)
Memristor Device Structure
Highly Doped Si Substrate
TiN
Highly Doped Si Substrate
Al
TiN
Al2O3
Ti
/TiO2-x
Fig. 2. (a) Memristor device structure used for fitting. (b) Comparison of I-V
fitting of the extended VTEAM with experimental data and the original model
in sub-threshold region for SET operation (ks,on = −8.445×10−6, αs,on =
6). For clarity, we extracted a best fit curve to represent the experimental data
from over the threshold and extrapolated the curve into sub-threshold region
by keeping the gradual drift trend.
(c) Fitting comparison with experimental data for RESET
operation (ks,off = 1.126× 10−7, αs,off = 5). (d) 3D
characterization of the extended VTEAM for the same device
with respect to the internal state variable w and voltage.
III. METHODOLOGY
A. Problem and Assumptions
By formulating the issue of memristance drift as an opti-
mization problem, we can develop an optimization scheme to
minimize accuracy degradation. With no memristance drift, the
ideal mean squared error (MSE) is E0 =
∑
j(yj−
∑
iGijVi)
2
and the real MSE at the k-th operation is Ek =
∑
j(yj −∑
i(Gij + ∆Gij)Vi)
2. Where Vi is the voltage applied to i-
th row and ∆Gij is the total memristance drift of the ij-th
memristor from its originally programmed value. We define
the error due to memristance drift EDrift as the difference
in MSE between the initially programmed state (E0) and the
k-th inference operation (Ek). As an optimization problem,
the goal is to minimize the increase of EDrift with respect
to time. The change in conductance due to memristance drift,
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∆G, can mainly be optimized by input to voltage amplitude
mapping and relative inference voltage pulse width. Factors
that cannot be easily changed such as specific memristor
characteristics and overall crossbar structure will be ignored
in the optimization procedure.
B. Optimization Methodology
We will frame the minimization of EDrift as an uncon-
strained optimization problem where A is the input to voltage
amplitude mapping and D is the relative voltage pulse width:
minA,DEDrift(A,D) (5)
D is a vector that represents the length of a positive input
read pulse relative to a negative read pulse. For instance, a
given row can have a positive read pulse of 200ns while
the negative read pulse is only 150ns long. Similarly, A
is a vector whose elements represent the relative inference
voltage pulse amplitude ratio for positive to negative inputs
(Fig. 3a). In summary, AIDX modifies the amplitude and
duration of inference voltage pulses to minimize memristance
drift for a given task. Even the minimum allowable voltage
pulse amplitude and widths will still result in noticeable
memristance drift after many inference operations. As such,
AIDX is required to minimize aggregate memristance drift
through balancing the total drift in the SET and RESET
directions. We use the popular Broyden-Fletcher-Goldfarb-
Shannon (BFGS) algorithm [12] for this optimization problem.
The BFGS algorithm is a quasi-Newton method that relies
on the gradient of the objective function to find the optimal
solution. However, EDrift is an unknown function that can
only be evaluated, so the ∇EDrift had to be approximated
using finite-difference approach. Gradient-free optimization
methods like Nelder-Mead simplex method [13] were also
explored, but quasi-Newton algorithms were most effective for
this problem.
C. Constraint Violations
Normally, the optimized voltage amplitude ratio A and
width ratio D can be reasonably used. However, there are
certain cases where elements of the optimal A and D are
far too large or too small to be implemented practically,
typically when the device characteristics and input distribution
are heavily skewed. To address this issue, we will first frame
the optimization problem through a different lens. Let’s start
with a simplified scenario of a single memristor with input data
Algorithm 1: BFGS Algorithm
1. Obtain a direction pk through solving
Bkpk = −∇f(xk)
2. Perform 1D Line Search to find step size αk such that
αk = argminf(xk + αpk)
3. sk = αkpk
4. xk+1 = xk + sk
5. yk = ∇f(xk+1)−∇f(xk)
6. Bk+1 = Bk +
yky
T
k
yTk sk
− BksksTkBTk
sTkBksk
7. Repeat 1-6 until x converges.
modelled by the discrete random variable X with a probability
density function (PDF) of f(x). Defining the time derivative
of the internal state w for a given x as
dw(x)
dx
= g(x). (6)
In our sub-threshold model, g(x) is the same as Eqn. (2) as
v(t) replaced with v(x) which represents the mapping function
of input x to voltage amplitude v(x). The average rate of
memristance drift given input distribution X is as follows:
E[
dw(x)
dx
] =
∑
x
g(x)f(x). (7)
The optimization problem over EDrift can also be reframed
as minimizing
∣∣∣E[dw(x)dt ]∣∣∣ over all memristors where the g(x)
parameters for each memristor is sampled according to Eqn.
(4) to account for device-to-device variations. The AIDX
scheme defined so far only affects g(x), but has not yet
made any adjustments related to f(x). If we allow AIDX
to first optimize over f(x), the issue of impractical A or
D can be circumvented. One of the only useful recoverable
transformations of the input vector x is inversion through
multiplying by −1. By inverting a random proportion a of
the input data, the input PDF is transformed into f ′(x):
f ′(x) = (1− 2a)f(x), 0 < a < 1 (8)
Impractical A or D only occur when either
∣∣∣E[dw(x)dt ]∣∣∣ >> 0
or
∣∣∣E[dw(x)dt ]∣∣∣ << 0 before applying AIDX. As such, if we can
optimize
∣∣∣E[dw′(x,a)dt ]∣∣∣ over a, ∣∣∣E[dw(x)dt ]∣∣∣ will be brought close
to 0 before optimizing A and D which will therefore prevent
any constraint violations. Fig. 3(b) illustrates our approach to
constraint violations.
D. General Solution Flow
As it can be seen in Fig. 3(c), during pre-processing,
optimization is done in three separate scenarios to guarantee
optimal fitting parameters. Once hardware constraint violations
are resolved with input data inversion, the input circuits e.g.
digital-to-analog converters (DACs) are adjusted to fit the
optimized input to voltage signal mapping parameters. The
majority of AIDX takes place during pre-processing which
only needs to be done once for any given task. The only
difference in the AIDX inference operation as compared to
a normal inference operation is to recover the intended output
current from an inverted output through multiplying by −1.
Fig. 3(d) summarizes the general pipeline of AIDX. Fig. 3(e)
shows the evolution of memristor state due to memristance
drift for AIDX and the baseline model and Fig. 3(f) is a
heatmap of a portion of the memristor crossbar at 1000 and
10000 inference steps where the bottom row represents the
bias. While memristance drift is a phenomenon that can cause
memristors to switch in both the set and reset direction as
seen in Fig. 3(e), almost all memristors within a crossbar will
typically drift in only one direction for image-based applica-
tions. These inputs are almost entirely positive which causes
an aggregate drift in the reset direction. Other reasons for
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Fig. 3. (a) AIDX’s optimized parameters A and D mapped onto input voltage pulses. (b) Proportional input inversion to balance memristance drift error
and prevent constraint violations. (c) AIDX Design flowchart. (d) AIDX optimized parameters for duration (Dopt) and amplitude (Aopt) are applied to each
CNN layer’s input separately. (e) Simulated memristance drift with and without AIDX over time with 15% device-to-device variations. To better observe the
total state-drift, all devices initial conductance are set to 0.0052 S and a positively skewed pre-generated random sequence of voltage pulses were applied to
half the memristors and a negatively skewed pulses to the other half. (f) Percentage change in conductance of the same simulated memristors shown in Fig.
1(d) by utilizing AIDX.
a unidirectional aggregate drift include: the device switching
speed is not the same in the set and reset direction and most
non-biased memristors are being initialized close to the high
resistive state where the drift speed is strongly skewed in the
set direction (Fig 2(d)).
IV. RESULTS AND DISCUSSION
In this paper, all simulations are performed using our
extended VTEAM memristor model [14] by including the
effects of sub-threshold state-drift whose parameters are fit
according to the experimental data shown in Fig. 2. We inte-
grate this memristor model into our existing 1T1R memristor
crossbar simulation to simulate both memristance drift and
crossbar non-idealities like sneak paths and line resistance.
A differential weight mapping scheme is used where each
element is mapped onto a pair of memristors where one
memristor represents positive values and the other represents
negative values. In Fig. 4(a), AIDX is tested across 10 baseline
tasks from the Proben1 benchmark datasets [14]. We trained a
shallow 1-hidden layer NN for all of these tasks. While there
are large variations in baseline performance across different
tasks, it should be noted that all baseline tasks ended at
around the same classification accuracy as random guessing
due to some tasks having more classification categories than
others. To verify our solution’s effectiveness for more prac-
tical applications, we adopted AIDX for a selection of CNN
architectures on the CIFAR10 dataset. The CNN memristor
crossbar mapping scheme used is similar to the one found
in [15]. Fig. 4(b) compares the performance of 10 different
CNN architectures between AIDX and the baseline model. As
compared to the shallow NNs used for the Proben1 datasets,
the CNNs had an overall higher speed of accuracy degradation.
The worse performance of CNNs is to be expected because
of error propagation from one layer to the next amplifying
the effect of memristance drift. The error in column j of the
l + 1− th layer in a fully connected NN is:
Ej,l+1 =
n∑
i
Vi,l+1(σ(Ei,l) + ∆Gij,l+1) (9)
Here, n is the total length of the input vector and σ is
the activation function of the l − th layer. Due to the large
number of parameters in modern CNNs, BFGS optimization
in AIDX is performed sequentially layer by layer to reduce
optimization time. Applying AIDX to the selected CNNs
provided consistent improvements in classification accuracy on
CIFAR10. The consistent improvement in AIDX performance
across varying sizes and designs of CNNs demonstrates the
proposed method flexibility across different crossbar sizes
and structure. In addition to classification tasks, we wanted
to demonstrate AIDX’s effectiveness in a different type of
memristor crossbar application. Fig. 4(c) shows the results of
image reconstruction with the MNIST dataset. For this task, a
1-hidden layer auto-encoder with 32 hidden units was trained
off-chip which corresponds to a 24.5× compression factor.
With AIDX, the average mean squared error has improved by
78.6% over the baseline after 10000 inference operations.
V. OVERHEAD ANALYSIS AND COMPARISON
Different state-drift mitigation techniques have been com-
pared with two different AIDX configurations optimized for
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Fig. 4. (a) Classification accuracy comparison between baseline and AIDX across baseline tasks from Proben1 datasets. (b) Classification accuracy comparison
across different CNN architectures on CIFAR-10 image classification dataset. (c) Sample reconstructed MNIST images and average image reconstruction error
from baseline and AIDX-enhanced auto encoders.
TABLE I
COMPARATIVE ANALYSIS OF AIDX.
Methods [5] [6] AIDX-A AIDX-P
Power overhead (%) - +1.61 +3.27 +1.19
Area overhead (%) 0 +2.34 0 0
Performance life-time 1.22× 14.85× 37.62× 31.41×
Scalability vs Baseline Worse Worse Better Better
Accuracy improvement (%) 8.6 37.3 65.7 57.4
Include non-idealities No No Yes Yes
accuracy (AIDX-A) and power efficiency (AIDX-P) to im-
plement a MLP network in Table 1. AIDX-A is the baseline
AIDX method discussed in previous sections while AIDX-
P adds a L2 regularization terms for A and D as follows:
minA,D(EDrift(A,D) +λ1
∑
A2 +λ2
∑
D2). Where λ1 and
λ2 are regularization constants and regularizing the voltage
amplitude and width ratios allows AIDX-P to reduce the pas-
sive crossbar power consumption. For the sake of consistency,
we use the same estimates of peripheral power consumption
as [10]. Crossbar power consumption in AIDX is computed
as the average power consumed across the memristors in one
inference operation. Area overhead is defined as the percentage
increase in on-chip area required for the memristance drift
solution due to peripherals, external circuit, and other items.
Accuracy improvement is the increase in classification accu-
racy provided by a solution over the baseline model in a 1-
hidden layer MLP at the end of the baseline models defined
lifetime. Performance lifetime is defined as the amount of
time required for a system to degrade to 70% classification
accuracy on the MNIST dataset. We chose this metric as an
axis of comparison primarily because it is used in [10] and is
easily adaptable to the Interrupt and Benchmark method used
in [9]. Scalability is a measure of how well a memristance drift
solutions performance and overhead scales with crossbar size
and additional layers in NN applications. Time overhead is not
shown in Table 1 because there is negligible time overhead
introduced by all solutions presented as compared to their
respective baseline models.
VI. CONCLUSION
In this paper, we propose a new inference scheme based on
voltage signal optimization called AIDX to reduce the impact
of memristance drift on memristor crossbar MAC operations.
By optimizing the voltage pulse width and amplitude input
mapping, AIDX is flexible and effective across a different
range of tasks including classification and image reconstruc-
tion. AIDX minimizes the computational error due to memris-
tance drift. AIDX provides up to a 60% and 78.60% increase
in classification accuracy on the CIFAR-10 datasets and image
reconstruction of MNIST dataset, respectively. In addition, we
have proposed an extension to the popular VTEAM model
to more precisely simulate memristor behaviour below the
switching voltage thresholds.
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